Application No.: 09/674,887 Docket No.: SONYSU 3.3-105

## IN THE CLAIMS

1. (cancelled)

2. (previously presented) A digital signal processing apparatus according to claim 8, wherein the decoding program operates on the digital video signal according to an MPEG process.

3. (currently amended) A digital signal processing method, comprising:

inputting an encoded digital video signal and an encoded digital audio signal;

accessing a decoding program for decoding the encoded digital video signal and the encoded digital audio signal from a program memory;

executing the decoding program to decode the encoded digital video signal and the encoded digital audio signal in a decoding operation to thereby generate a decoded digital video signal and a decoded digital audio signal as a plurality of frames;

storing the decoded digital video signal in a buffer as data corresponding to the plurality of frames; and

storing management data in a FIFO format, the management data indicating an output order of the plurality of frames; and

controlling the decoding operation based on the output order of the plurality of frames;

wherein decoding of the encoded digital audio signal is set to a higher priority than decoding of the encoded digital video signal; and

wherein if the decoding operation on the encoded digital video signal is not completed within one frame period,

the decoding operation is continued in the following frame period.

4. (currently amended) A <u>computer readable</u> storage medium storing a computer—<u>readable</u> program for <u>allowing causing</u> a digital video signal processing apparatus to execute a decoding operation, the program comprising:

inputting an encoded digital video signal and an encoded digital audio signal;

accessing a decoding program for decoding the encoded digital video signal and the encoded digital audio signal from a program memory;

executing the decoding program to decode the encoded digital video signal and the encoded digital audio signal in the decoding operation to thereby generate a decoded digital video signal and a decoded digital audio signal as a plurality of frames;

storing the decoded digital video signal in a buffer as data corresponding to a plurality of frames; and

storing management data in a FIFO format, the management data indicating an output order of the plurality of frames; and

controlling the decoding operation based on the output order of the plurality of frames;

wherein decoding of the encoded digital audio signal is set to a higher priority than decoding of the encoded digital video signal; and

wherein if the decoding operation on the encoded digital video signal is not completed within one frame period, the decoding operation is continued in the following frame period.

Application No.: 09/674,887 Docket No.: SONYSU 3.3-105

8. (currently amended) A digital video signal processing apparatus, comprising:

means for inputting an encoded digital video signal and an encoded digital audio signal;

means for storing a decoding program for decoding the encoded digital video signal and the encoded digital audio signal;

processing means operable to execute the stored decoding program to decode the encoded digital video signal and the encoded digital audio signal supplied from the inputting means and to generate a decoded digital video signal and a decoded digital audio signal as a plurality of frames in a decoding operation;

buffer means for storing the decoded digital video signal as data corresponding to the plurality of frames; and

FIFO means for storing management data indicating an output order of the plurality of frames; and

management means for controlling the decoding operation of the processing means based on the output order of the plurality of frames;

wherein the decoding for the encoded digital audio signal is set to a higher priority than the decoding for the encoded digital video signal; and

wherein if the decoding operation on the encoded digital video signal is not completed within one frame period, the decoding operation is continued in the following frame period.

9. (previously presented) The digital video signal processing apparatus of claim 8, wherein the buffer means comprises a plurality of buffer areas, and the management data indicating the output order of the plurality of frames comprises

Application No.: 09/674,887 Docket No.: SONYSU 3.3-105

management identifiers of the plurality of buffer areas.

10. (previously presented) The digital video signal processing apparatus of claim 9, wherein the management data is stored in the FIFO means in the output order of the plurality of frames.